



**K. K. Wagh Institute of Engineering Education and Research,
Nashik**

(An Autonomous Institute from A. Y. 2022-23)

Academic Year: 2025-2026

Semester: I

Name of Programme: M.Tech

Pattern: 2024

Name of Course: Static Timing Analysis

Course Code: 2402504(B)

Max. Marks: 60*

Duration: 2:30 Hr.

Q. No.	Details	Max. Marks	CO No.	BT Level																					
Q.1	<p>Explain the differences between functional verification and timing verification.</p> <p>Ans:</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-left: 20px;"> <thead> <tr> <th style="width: 20%;">Aspect</th> <th style="width: 40%;">Functional Verification</th> <th style="width: 40%;">Timing Verification</th> </tr> </thead> <tbody> <tr> <td>Purpose</td> <td>Checks whether the circuit performs the intended logic function</td> <td>Checks whether signals meet required timing constraints</td> </tr> <tr> <td>What is verified</td> <td>Logical correctness of design</td> <td>Setup time, hold time, and path delays</td> </tr> <tr> <td>Consideration of time</td> <td>Logical behavior, often ignores real delays</td> <td>Explicitly considers delays and clock constraints</td> </tr> <tr> <td>Method used</td> <td>Simulation using test vectors</td> <td>Static Timing Analysis (STA) or timing simulation</td> </tr> <tr> <td>Input dependency</td> <td>Requires functional test vectors</td> <td>Vectorless (in STA)</td> </tr> <tr> <td>Stage of use</td> <td>Early and throughout design flow</td> <td>Mainly after synthesis and layout</td> </tr> </tbody> </table>	Aspect	Functional Verification	Timing Verification	Purpose	Checks whether the circuit performs the intended logic function	Checks whether signals meet required timing constraints	What is verified	Logical correctness of design	Setup time, hold time, and path delays	Consideration of time	Logical behavior, often ignores real delays	Explicitly considers delays and clock constraints	Method used	Simulation using test vectors	Static Timing Analysis (STA) or timing simulation	Input dependency	Requires functional test vectors	Vectorless (in STA)	Stage of use	Early and throughout design flow	Mainly after synthesis and layout	[6]	CO1	L2
Aspect	Functional Verification	Timing Verification																							
Purpose	Checks whether the circuit performs the intended logic function	Checks whether signals meet required timing constraints																							
What is verified	Logical correctness of design	Setup time, hold time, and path delays																							
Consideration of time	Logical behavior, often ignores real delays	Explicitly considers delays and clock constraints																							
Method used	Simulation using test vectors	Static Timing Analysis (STA) or timing simulation																							
Input dependency	Requires functional test vectors	Vectorless (in STA)																							
Stage of use	Early and throughout design flow	Mainly after synthesis and layout																							
Q.2	<p>Discuss the factors that influence the propagation delay in CMOS circuits.</p> <p>Ans:</p> <ul style="list-style-type: none"> • Load Capacitance Higher output capacitance increases charging/discharging time, leading to larger delay. • Input Transition Time (Slew) Slow input transitions reduce the effective drive strength of transistors, increasing delay. 	[6]	CO2	L2																					



	<ul style="list-style-type: none"> • Transistor Sizes (W/L ratio) Larger transistors have lower resistance and hence smaller delay. • Supply Voltage (VDD) Lower VDD reduces drive current, increasing propagation delay. • Process, Voltage, and Temperature (PVT) Variations Variations in fabrication and operating conditions affect delay significantly. • Interconnect Resistance and Capacitance Long wires add parasitic R and C, increasing overall path delay. 			
Q.3	<p>a) Explain the Linear Timing Model (LTM) used in digital circuit timing analysis.</p> <p>Ans:</p> <p>The Linear Timing Model (LTM) is a simplified delay model used in early digital timing analysis where gate delay is assumed to vary linearly with output load.</p> <p>Explanation:</p> <ul style="list-style-type: none"> • In LTM, the propagation delay of a logic gate is expressed as: $t_{pd} = t_0 + k \cdot C_L$ <p>where</p> <p>t_0 = intrinsic delay of the gate k = delay sensitivity constant C_L = output load capacitance</p> <ul style="list-style-type: none"> • The model assumes: <ul style="list-style-type: none"> ○ Constant input transition time ○ Linear dependence of delay on load ○ Negligible non-linear effects <p>Characteristics:</p> <ul style="list-style-type: none"> • Easy to compute and implement • Useful in pre-layout or early design stages • Does not consider input slew variation <p>Limitations:</p> <ul style="list-style-type: none"> • Inaccurate for deep submicron designs • Ignores non-linear transistor behavior <p>OR</p>	[16]	CO3	L3



<p>b) With neat diagrams, explain the timing arcs present in a combinational logic cell.</p> <p>Ans:</p> <p>Timing Arcs: A timing arc represents the delay relationship between an input pin and an output pin of a logic cell.</p> <p>Types of Timing Arcs:</p> <ol style="list-style-type: none">1. Rising Input → Rising Output (pos_unate)2. Falling Input → Falling Output (pos_unate)3. Rising Input → Falling Output (neg_unate)4. Falling Input → Rising Output (neg_unate) <p>Explanation:</p> <ul style="list-style-type: none">• Positive unate: Output transitions in the same direction as input (e.g., buffer).• Negative unate: Output transitions in opposite direction (e.g., inverter).• Non-unate: Output transition depends on logic state of other inputs (e.g., NAND, NOR). <p>Importance:</p> <ul style="list-style-type: none">• Used in STA to calculate delay and slew• Stored in standard cell libraries			
<p>c) A logic gate shows a delay of 0.20 ns using a linear timing model for a load of 20 fF. However, NLDM characterization gives a delay of 0.28 ns for the same load and input transition. Calculate the percentage error introduced by the linear timing model and explain the reason for this difference.</p> <p>Ans:</p> <p>Given:</p> <ul style="list-style-type: none">• LTM delay = 0.20 ns• NLDM delay = 0.28 ns <p>Percentage Error Calculation:</p> $\text{Error} = \frac{0.28 - 0.20}{0.28} \times 100$ $= \frac{0.08}{0.28} \times 100 = 28.57\%$ <p>OR</p> <p>d) Compare Linear Timing Models and Non-Linear Delay Models.</p> <p>Ans:</p>		CO3	L3



**K. K. Wagh Institute of Engineering Education and Research,
Nashik**

(An Autonomous Institute from A. Y. 2022-23)

	Aspect	LTM	NLDM			
	Delay relation	Linear	Non-linear			
	Input slew	Ignored	Considered			
	Accuracy	Low	High			
	Load modeling	Approximate	Accurate			
	Usage	Early design	Modern STA			
	Technology suitability	Older nodes	Deep submicron			
	Library format	Equation-based	LUT-based			
	Industry usage	Rare	Standard			
Q.4	<p>a) Explain the RLC model of on-chip interconnects.</p> <p>Ans:</p> <p>The RLC model represents interconnects using:</p> <ul style="list-style-type: none"> • R – Resistance (due to metal lines) • L – Inductance (due to current flow) • C – Capacitance (to substrate and neighbors) <p>Importance:</p> <ul style="list-style-type: none"> • Resistance causes delay and IR drop • Capacitance slows signal transitions • Inductance causes ringing and overshoot <p>Applicability:</p> <ul style="list-style-type: none"> • Important for long global interconnects • High-speed and clock networks <p>OR</p> <p>b) Explain the need for wire load models during the pre-layout phase of VLSI design.</p> <p>Ans:</p> <p>Need for Wire Load Models:</p> <ul style="list-style-type: none"> • Routing is unknown during pre-layout • Exact parasitics are unavailable <p>Purpose:</p> <ul style="list-style-type: none"> • Estimate interconnect capacitance • Predict delay for synthesis and STA • Enable early timing closure <p>Limitations:</p> <ul style="list-style-type: none"> • Based on statistical averages • Inaccurate for deep submicron nodes 			[16]	CO4	L2
	<p>c) A metal interconnect line of length 2 mm has a resistance of $0.08 \Omega/\mu\text{m}$ and capacitance of $0.25 \text{ fF}/\mu\text{m}$. The line is driven</p>				CO4	L3



	<p>by a gate with output resistance 120Ω and drives a load capacitance of 30 fF. Calculate the interconnect delay using the Elmore delay model.</p> <p>Ans:</p> <ul style="list-style-type: none"> • Length = $2 \text{ mm} = 2000 \mu\text{m}$ • Resistance = $0.08 \Omega/\mu\text{m} \rightarrow \text{Total R} = 160 \Omega$ • Capacitance = $0.25 \text{ fF}/\mu\text{m} \rightarrow \text{Total C} = 500 \text{ fF}$ • Driver resistance = 120Ω • Load capacitance = 30 fF <p>Elmore Delay:</p> $t_d = R_d(C_{\text{wire}} + C_L) + \frac{1}{2}R_{\text{wire}}C_{\text{wire}}$ $= 120(500 + 30)\text{fF} + \frac{1}{2}(160)(500\text{fF})$ $= 63.6\text{ps} + 40\text{ps} = 103.6\text{ps}$ <p>OR</p> <p>d) Explain various techniques used to reduce parasitic resistance and capacitance in critical nets.</p> <p>Ans:</p> <ul style="list-style-type: none"> • Use wider metal lines • Use higher metal layers • Shorten interconnect length • Shield critical nets • Insert repeaters • Optimize routing topology • Reduce coupling capacitance • Use low-k dielectrics 			
Q.5	<p>a) What are generated clocks in STA? Explain how they are created from master clocks and discuss their importance in analyzing divided, multiplied, and gated clock paths.</p> <p>Ans:</p> <p>Generated clocks are derived from master clocks using:</p> <ul style="list-style-type: none"> • Frequency dividers • Multipliers (PLL) 	[16]	CO5	L2



<ul style="list-style-type: none"> • Gating logic <p>They are defined using create_generated_clock.</p> <p>Importance:</p> <ul style="list-style-type: none"> • Accurate analysis of derived clock domains • Prevents false timing violations <p>OR</p> <p>b) What is path segmentation in STA? Explain how timing paths are segmented into clock path, data path, and capture path, and discuss its benefits in accurate timing analysis.</p> <p>Ans:</p> <p>Path segmentation in Static Timing Analysis (STA) is the systematic division of a complete timing path into logical sections so that timing delays, uncertainties, and constraints can be analyzed accurately and independently. Instead of treating the timing path as a single monolithic delay, STA breaks it into clock-related and data-related segments, allowing precise modeling of real silicon behavior.</p> <p>In synchronous digital circuits, a timing path is typically segmented into:</p> <ol style="list-style-type: none"> 1. Clock Launch Path 2. Data Path 3. Clock Capture Path <p>This segmentation is fundamental to reliable setup and hold timing analysis.</p>			
<p>c) Explain the techniques used to refine timing analysis in STA. Discuss the impact of clock uncertainty, on-chip variation (OCV), advanced OCV (AOCV), and pessimism reduction techniques.</p> <p>Ans:</p>		CO5	L2



<p>1. Clock uncertainty represents the possible variation in clock arrival times due to:</p> <ul style="list-style-type: none">• Clock jitter (short-term variations)• Clock skew (differences in arrival time)• Modeling inaccuracies <p>Impact on Timing:</p> <ul style="list-style-type: none">• Reduces the available time for data propagation• Tightens setup and hold timing margins• Included as a margin in STA to prevent timing failures <p>2. On-Chip Variation (OCV)</p> <p>On-Chip Variation (OCV) accounts for process, voltage, and temperature (PVT) variations within a single chip.</p> <p>Key Features:</p> <ul style="list-style-type: none">• Different parts of the chip may experience different delays• Applies derating factors to cell and interconnect delays <p>Impact on Timing:</p> <ul style="list-style-type: none">• Increases delay uncertainty• Often leads to pessimistic timing results <p>3. Advanced On-Chip Variation (AOCV)</p> <p>Advanced OCV (AOCV) is an enhancement over traditional OCV that provides path-depth dependent derating.</p> <p>Key Features:</p> <ul style="list-style-type: none">• Derating depends on the number of stages (logic depth)• Uses lookup tables based on path length and cell type			
---	--	--	--



<ul style="list-style-type: none">• More realistic than fixed OCV derates <p>Impact on Timing:</p> <ul style="list-style-type: none">• Reduces unnecessary pessimism• Improves correlation between STA and silicon performance <p>4. Pessimism Reduction Techniques</p> <p>a) Common Path Pessimism Removal (CPPR)</p> <ul style="list-style-type: none">• Removes double-counting of variations on shared clock paths• Applied when launch and capture clocks share common segments <p>b) Clock Reconvergence Pessimism Removal</p> <ul style="list-style-type: none">• Eliminates excessive skew assumed after clock reconvergence <p>Impact:</p> <ul style="list-style-type: none">• Improves achievable slack• Reduces false timing violations <p>OR</p> <p>d) Define timing path groups in STA. Explain how paths are categorized (register-to-register, input-to-register, register-to-output, input-to-output) and their role in timing optimization.</p> <p>Ans:</p> <p>1. Register-to-Register (Reg → Reg) Paths</p> <p>Definition: Paths that start at the output of a launching flip-flop and end at the input of a capturing flip-flop.</p> <p>Characteristics:</p> <ul style="list-style-type: none">• Most common and critical path group			
--	--	--	--



	<ul style="list-style-type: none">• Controlled by the same or related clocks• Subject to setup and hold time constraints <p>Role in Timing Optimization:</p> <ul style="list-style-type: none">• Primary focus during timing closure• Optimized using logic restructuring, gate sizing, buffering, and clock skew management• Determines the maximum operating frequency of the design <p>2. Input-to-Register (In → Reg) Paths</p> <p>Definition: Paths that start at a primary input port and end at a register inside the chip.</p> <p>Characteristics:</p> <ul style="list-style-type: none">• Data is launched by an external device• Requires input delay constraints to model external timing <p>Role in Timing Optimization:</p> <ul style="list-style-type: none">• Ensures compatibility with external interfaces• Optimized by adjusting input delay constraints, I/O buffering, and input timing budgets• Prevents setup and hold violations at the first register stage <p>3. Register-to-Output (Reg → Out) Paths</p> <p>Definition: Paths that start at an internal register and end at a primary output port.</p> <p>Characteristics:</p> <ul style="list-style-type: none">• Data is captured by an external device			
--	---	--	--	--



	<ul style="list-style-type: none"> • Requires output delay constraints <p>Role in Timing Optimization:</p> <ul style="list-style-type: none"> • Ensures correct data delivery to external systems • Optimization involves output buffering, drive strength tuning, and timing budget allocation • Important for meeting interface timing specifications <p>4. Input-to-Output (In → Out) Paths</p> <p>Definition: Purely combinational paths that start at a primary input and end at a primary output without passing through registers.</p> <p>Characteristics:</p> <ul style="list-style-type: none"> • Often represent combinational logic blocks • May not be clocked paths <p>Role in Timing Optimization:</p> <ul style="list-style-type: none"> • Checked against maximum delay constraints • Often declared as false paths if not functionally active • Optimized by logic simplification or constrained explicitly <p>Role of Timing Path Groups in Timing Optimization</p> <ol style="list-style-type: none"> 1. Focused Timing Closure Allows designers to prioritize critical path types (e.g., Reg → Reg) without over-constraining others. 2. Independent Constraint Handling Different constraints (clock, input delay, output delay) can be applied accurately. 3. Efficient Debugging Helps isolate timing violations to specific path types. 		
--	--	--	--



**K. K. Wagh Institute of Engineering Education and Research,
Nashik**

(An Autonomous Institute from A. Y. 2022-23)

	<p>4. Performance Optimization Enables selective optimization to improve slack where it matters most.</p> <p>5. Reduction of Over-Constraint Prevents unnecessary pessimism by separating unrelated timing paths.</p>			
--	---	--	--	--