Or

Or

[6]

Total No. of Questions-8] [Total No. of Printed Pages-3 (b) What is Cache coherence? What are the solutions to cache coherence problem in single CPU system. Seat S150134285 [5057]-2055 What are the evolutionary steps of I/O channel? Explain types of I/O channel ? S.E. (Computer) (First Semester) EXAMINATION, 2016 Explain the following addressing modes with one example each: COMPUTER ORGANIZATION AND ARCHITECTURE (i) Immediate (2015 Pattern) (ii) Register Indirect Time: Two Hours Maximum Marks: 50 N.B. :- (i) Neat diagrams must be drawn wherever necessary. (iii) Direct. (ii) Figures to the right indicate full marks. (iii) Use of calculator is allowed. Differentiate between programmed I/O and interrupt Assume suitable data, if necessary. driven I/O. (b) What is displacement addressing? Explain its types with Show the general structure of IAS computer and explain in calculation of effective address. What are various hazards in instruction pipelining? Explain Explain following cache mapping techniques along with their with example. merits and demerits : Direct (b) What is register organization? What are different types of registers? Explain in detail. (ii) Set associative. Perform Division of following numbers using restoring Division (a) Explain the instruction cycle in detail. [6] Algorithm: List and explain various ways in which an instruction pipleine Dividend = 1011 can deal with conditional branch instructions. Divisor = 0011. P.T.O. [5057]-2055

Scanned by CamScanner

œ (a) 6 \widehat{a} Compare Hardwired control over micro-programmed Compare horizontal and vertical microinstruction format. [6] Write a control sequence for the following instruction for single bus organization: SUB (R3), R1.

[7]

(*b*)

Explain

in

detail

micro

instruction sequencing

[6]

[7]

organization.

control.