5

<u></u>

0

Total No. of Questions-8] N.B. :- (i) Answer total question Nos. 1 or 2, 3 or 4, 5 or 6, 2 Seat MICROPROCESSORS AND INTERFACING TECHNIQUES (a) (b) <u>c</u> (b) (a) (ii)(iii) Figures to the right indicate full marks. S.E. (Computer Engineering) (Second Semester) 2 Hours Compare .COM and .EXE File. What do you mean by Bus Sizing? Draw the Memory Read Explain the concept of TSR with figure What is DOS? Explain any two internal and two external (minimum 6 directives) What do you mean by Directive? Give directive which is related Write cycle timing diagrams for 16 or 32 bit microprocessor. 7 or 8. allocation of storage Neat diagrams must be drawn whenever necessary commands **EXAMINATION, 2017** (2012 PATTERN) [Total No. of Printed Pages—3 for one or more values ? 18819 Maximum Marks: 50 [5252] - 168[4] [4] င့ Ů. cerms:

John State Control of Services (a)

John State Control of Services (b)

Line of Services (c)

Explain use of Services (c)

Explain use of Services (c)

Line of Services <u>(c)</u> (c) (b) (a) (b) (a) (a) (b) (a) 6) 0 What is the difference between n key rollover and 2 key lock Give difference between synchronous and asynchronous driven or program controlled and explain the use of HRQ and Why DMA controlled data transfer are preferred over interrupt Define sensors and transducer. Give one example of each. Draw block diagram for 8251A (VSART) and explain. communication. Draw and explain timing diagram for read operation of 8086 in minimum mode. out in 8279 ? EOP signals? Explain any two operating modes of 8253/8254 in minimum mode. Explain and discuss interface between 8086 and 8087.

6

<u>w</u>

P.T.O.

[5252]-168

following components of 82cc.

Direct Media Interface
Serial peripheral Interface

(iii) Quiet System Technology. 00 (a) (b) (c) (a) of features of same. What is the purpose of 82801JR I/O controller Hub? List Draw basic blocks of Intel X58 chipset List and explain the features of Intel X58 chipset. Explain the basic components of i5 Explain the following components of 82801 JR I/O controller processor with block

2 [4]

310,212,188,104 18/11/2017 000,28:03

[7]

210,212,188,194,187,192,71 187,194,187,192,71 187,194,187,192,71

3/02/2/88/104/00/00/28/03

[5252]-168

[5252]-168